Winter 2008

CEG 750-01: Microprocessor

Jack Jean
Wright State University - Main Campus, jack.jean@wright.edu

Follow this and additional works at: https://corescholar.libraries.wright.edu/cecs_syllabi

Part of the Computer Engineering Commons, and the Computer Sciences Commons

Repository Citation
https://corescholar.libraries.wright.edu/cecs_syllabi/1175

This Syllabus is brought to you for free and open access by the College of Engineering & Computer Science at CORE Scholar. It has been accepted for inclusion in Computer Science & Engineering Syllabi by an authorized administrator of CORE Scholar. For more information, please contact library-corescholar@wright.edu.
1. **Instructor**: Jack S.N. JEAN  
Office Hours: 1:30-2:30 M., W.; 3-4 T. Thr., 334 RC, 775-5106, jack.jean@wright.edu

2. **Course Format**: The course is project-oriented. The scheduled class time is for project preparation/discussion/group meeting.


4. **Course Project**:  
Design and implement an MC6812 computer system based on an Axiom CSM-12C32 board that allows the loading of a 6812 application program from a PC so as to reconfigure the system as both an analog waveform storage scope and a digital logic analyzer. The system supports one analog channel and four digital channels, with the digital channels providing a one-level triggering. You need to write two programs: a 6812 application program and a PC host program. The 6812 application program needs to use the USB port to send data to a PC host program that displays the analog/digital waveforms simultaneously. All channels, whether analog or digital, should be sampled at the same rate. Some waveforms prior to the triggering point should also be displayed. Both the signal sampling period and the data transfer time over the USB port should be as short as possible. (Team competition!) You must develop the system in two phases:  
- Phase I: Use on-chip ADC and on-chip RAM on the MC9S12C32 chip. For this phase, the number of samples per channel can be extremely small.  
- Phase II: Use off-chip ADC and off-chip RAM to store data from both types of channels. Use a clock derived from an external 8 MHz clock generator for channel sampling.

5. **Grading**:  
- [90,100] → A  
- [80,90) → B  
- [70, 80) → C  
- [60, 70) → D  
- [0, 60) → F

(1) Lab. Project (70%) and Final Report (5%): Around two or three students work as a team, one final report per team. Grading will be based on project result, instructor's (subjective) evaluation and partners' evaluations. Team members do not necessarily get the same grade.  
- A one to two page development plan (per team) is due on Jan 31. The plan should list the tasks, provide a Gantt chart for the schedule, and describe individual team member's responsibility. The project will be graded later on against the proposed schedule. There will be penalty for missing the proposed deadlines.  
- The report should include an introduction section, several sections about the project, and a conclusions section. All circuit diagrams and software listings should be attached. There will be penalty on typos and grammatical errors. The length of the report should be 5 to 10 single spaced pages, excluding attachment. Lessons learned or problems encountered in the project must be documented in the report. The report will not be returned.

(2) Midterm (10%): open book/notes; on Feb 14.

(3) Final (15%): open book/notes; each team member is tested individually in the lab with the team's project board.