Summer 2005

CEG 260-01: Digital Computer Hardware/Switching Circuits

Eric Maston

Wright State University - Main Campus

Follow this and additional works at: https://corescholar.libraries.wright.edu/cecs_syllabi

Part of the Computer Engineering Commons, and the Computer Sciences Commons

Repository Citation

https://corescholar.libraries.wright.edu/cecs_syllabi/1272

This Syllabus is brought to you for free and open access by the College of Engineering & Computer Science at CORE Scholar. It has been accepted for inclusion in Computer Science & Engineering Syllabi by an authorized administrator of CORE Scholar. For more information, please contact corescholar@www.libraries.wright.edu, library-corescholar@wright.edu.
Computer Engineering (CEG) 260  
Digital Computing Hardware/Switching Circuits  
Summer Quarter 2005  
Wright State University

Course Description
We will discuss and cover basic digital, combinational and sequential logic systems. Labs will be used to gain valuable practical experience in implementing elementary circuits and logic designs.

Goals
There are several goals to accomplish in CEG 260
1. Master numbering systems and basic circuit theory
2. Gain practical experience in designing logic systems
3. Develop a foundation for further study in this area
4. Enjoy the process!

Lecturer
Eric Matson
Office: 336 Russ Engineering Center  
Phone: 937-775-5108
Office Hours: Tues/Thur 1:45 – 4:00
Email: matson@cs.wright.edu
Web: www.cs.wright.edu/~matson

Class
• Tuesday/Thursday 12:20 – 1:35 204 Fawcett
• Lab each week, starting in the second week of class

Text

Required Work
Homework 20%  Lots of homework problems!
Lab 30%  8 Lab Assignments
Quizzes 10%  Quizzes to keep everyone up with the class readings!
Midterm Exam 20%
Final Exam 20%

Grading
The base scale is: A: 90-100, B: 80-89, C: 70-79, D: 60-69, F: 0-59. This is the highest requirement that will be used. The scales may be lowered or revised if necessary.

You must achieve a minimum of 60% in the lab section and all labs must be completed to pass the course. Lab is a crucial element for learning design fundamentals.
Policies and Notes

- Attendance: Attendance is not required, nor will it be taken after the first couple of lectures. If you are not a regular attendee, it will be your responsibility to seek out what material was covered in the lecture and learn it. Most of my exam questions will be taken directly from ideas covered during the lecture, so it greatly helps if you attend!

- I will utilize my CS web page (www.cs.wright.edu/~matson) to post updates to the course, solutions, assignments, announcements, schedule, etc. Get in the habit of checking it regularly.

- Always make backups of all of your work. Never have just one copy of anything!

- If you are going to miss an exam, for any reason, discuss it with me in advance. If it is an emergency situation, please notify me as soon as possible.

- You can reach me a number of ways. Email is normally the best as I check it about 18 hours a day normally. You can also reach me by phone during the day at 775-5108. If you need human contact either stop in during my office hours, make an appointment, or just come by my office. If I am in and not on a deadline to get something else completed, I will normally try to help as much as possible.

- There are technologies we will use in this class that you may not already know, such as working with tools in lab. We will cover some of these technologies or they will be discussed in lab. If you have trouble, please don’t hesitate to come and talk with one of the teaching assistants or me.

- The key to learning in this class will be spending time working through the problems. Don’t wait until 2 hours before something is due to try to learn the concept. This normally ends in a disaster! Stay up with the readings and try to work through some of the problems in the book. There will be lots of problems, so try and work through them when you get them and don’t wait until the end. This is not a class where 3 hours of “cramming” right before the midterm/final will translate into a good grade!

Academic Misconduct

In this class, the only way to truly learn the concepts to is do the work yourself. I encourage working with other people on the course concepts. When you begin to write the assignment, complete and submit your own work.

Work that has obviously been copied or in the more extreme case, when the original author’s name has not even been changed, both parties will receive a 0 grade for that assignment. Both parties will also be turned over to the Office of Judicial Affairs.
<table>
<thead>
<tr>
<th>#</th>
<th>Day</th>
<th>Date</th>
<th>Topic</th>
<th>Reading</th>
<th>Labs</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>T</td>
<td>Jun 14</td>
<td>Introduction</td>
<td>1.1 - 1.2</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>U</td>
<td>Jun 16</td>
<td>Number Systems, Gates</td>
<td>1.3 - 1.7, 2.1</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>T</td>
<td>Jun 21</td>
<td>Lab Work</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>U</td>
<td>Jun 23</td>
<td>Boolean Algebra/Circuit Design</td>
<td>2.2 - 2.3</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>T</td>
<td>Jun 28</td>
<td>NO CLASS</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>U</td>
<td>Jun 30</td>
<td>Optimization/Maps</td>
<td>2.4</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>T</td>
<td>July 5</td>
<td>Karnaugh Maps</td>
<td>2.5 - 2.6</td>
<td>2</td>
</tr>
<tr>
<td>8</td>
<td>U</td>
<td>July 7</td>
<td>Optimization/Gates</td>
<td>2.7 - 2.10</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>T</td>
<td>July 12</td>
<td>Logic Design</td>
<td>3.1 - 3.3</td>
<td>3</td>
</tr>
<tr>
<td>10</td>
<td>U</td>
<td>July 14</td>
<td>Logic Design/Review</td>
<td>3.4 - 3.6</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>T</td>
<td>July 19</td>
<td>Midterm Examination</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>U</td>
<td>July 21</td>
<td>Decoders/Encoders</td>
<td>4.1 - 4.3</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>T</td>
<td>July 26</td>
<td>Multiplexers</td>
<td>4.4 - 4.6</td>
<td>5</td>
</tr>
<tr>
<td>14</td>
<td>U</td>
<td>July 28</td>
<td>Latches</td>
<td>6.1 - 6.2</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>T</td>
<td>Aug 2</td>
<td>Flip flops</td>
<td>6.3 - 6.6</td>
<td>6</td>
</tr>
<tr>
<td>16</td>
<td>U</td>
<td>Aug 4</td>
<td>Registers</td>
<td>7.1</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>T</td>
<td>Aug 9</td>
<td>Counters</td>
<td>7.6</td>
<td>7</td>
</tr>
<tr>
<td>18</td>
<td>U</td>
<td>Aug 11</td>
<td>Arithmetic Circuits</td>
<td>5.1 - 5.4</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>T</td>
<td>Aug 16</td>
<td>Arithmetic Circuits/Review</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>U</td>
<td>Aug 18</td>
<td>Final Exam</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Always have readings scheduled for that day complete prior to the class meeting.

Note:  
T = Tuesday  
W = Thursday