Winter 2010

CEG/EE 260 Digital Computing Hardware/Switching Circuits

Meilin Liu
Wright State University - Main Campus, meilin.liu@wright.edu

Follow this and additional works at: http://corescholar.libraries.wright.edu/cecs_syllabi

This Syllabus is brought to you for free and open access by the College of Engineering and Computer Science at CORE Scholar. It has been accepted for inclusion in Computer Science & Engineering Syllabi by an authorized administrator of CORE Scholar. For more information, please contact corescholar@www.libraries.wright.edu.
Course Description
We will discuss and cover basic digital, combinational and sequential logic systems. Labs will be used to gain valuable practical experience in implementing elementary circuits and logic designs.

Goals
There are several goals to accomplish in CEG 260
1. Master numbering systems and basic circuit theory
2. Gain practical experience in designing logic systems
3. Develop a foundation for further study in this area
4. Enjoy the process!

Lecturer
Meilin Liu
Office: 353 Russ Engineering Center
Phone: 937-775-5061
Office Hours: 3:00 – 5:00 pm Monday/Wednesday
Email: meilin.liu@wright.edu
Web: www.wright.edu/~meilin.liu

Class
• Monday/Wednesday 01:30 pm-02:45 pm 153 MC RC
• Lab each week, starting from the second week of class

Text

Required Work
Lab 30% (There is a lab schedule available)
Homework 10% Lots of homework problems!
Quizzes 10% Pop up Quizzes to keep everyone up with the class readings!
Midterm Exam I 15%
Midterm Exam II 15%
Final Exam 20%

Grading
The base scale is: A: 90-100, B: 80-89, C: 70-79, D: 60-69, F: 0-59. This is the highest requirement that will be used. The scales may be lowered or revised if necessary.

You must achieve a minimum of 60% in the lab section and all labs must be completed to pass the course. Lab is a crucial element for learning design fundamentals.
Policies and Notes

- Attendance: Attendance is not required, but may be documented by the pop up quizzes. If you are not a regular attendee, it will be your responsibility to seek out what material was covered in the lecture and learn it. Most of my exam questions will be taken directly from ideas covered during the lecture, so it greatly helps if you attend!

- I will utilize webCT (wisdom.wright.edu) to post updates to the course, assignments, solutions, announcements, and schedule, etc. Get in the habit of checking it regularly.

- Always make back ups of all of you work. Never have just one copy of anything!

- If you are going to miss an exam, for any reason, discuss it with me in advance. If it is an emergency situation, please notify me as soon as possible.

- You can reach me a number of ways. Email is the best way to reach me. You can also reach me by phone during the day at 775-5601. If you need human contact either stop in during my office hours, make an appointment by email.

- There are technologies we will use in this class that you may not already know, such as working with tools in lab. We will cover some of these technologies or they will be discussed in lab. If you have trouble, please don’t hesitate to come and talk with one of the teaching assistants or me.

- The key to learning in this class will be spending time working through the problems. Don’t wait until 2 hours before something is due to try to learn the concept. This normally ends in a disaster! Stay up with the readings and try to work through some of the problems in the book. There will be lots of problems, so try and work through them when you get them and don’t wait until the end. This is not a class where 3 hours of “cramming” right before the midterm/final will translate into a good grade!

Academic Misconduct
In this class, the only way to truly learn the concepts to is do the work yourself. I encourage working with other people on the course concepts. When you begin to write the assignment, complete and submit your own work.

Work that has obviously been copied or in the more extreme case, when the original author’s name has not even been changed, both parties will receive a 0 grade for that assignment. Both parties will also be turned over to the Office of Judicial Affairs.
## Schedule

<table>
<thead>
<tr>
<th>Week</th>
<th>Contents</th>
<th>Read</th>
<th>Labs</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 (Jan. 4th to 8th)</td>
<td>Intro to digital design, number systems, gates</td>
<td>1.1-1.6, 2.1</td>
<td></td>
</tr>
<tr>
<td>2 (Jan. 11th to 15th)</td>
<td>Boolean algebra and combinational circuit design</td>
<td>2.2-2.3</td>
<td>Lab 0</td>
</tr>
<tr>
<td>3 (Jan. 18th to 22nd)</td>
<td>Boolean algebra, Karnaugh maps</td>
<td>2.4</td>
<td>Lab 1</td>
</tr>
<tr>
<td>4 (Jan. 25th to 29th)</td>
<td>Karnaugh maps; TEST #1</td>
<td>2.5</td>
<td>Lab 1</td>
</tr>
<tr>
<td>5 (Feb. 1st to 5th)</td>
<td>Karnaugh maps, circuit design and analysis, Technology Parameters</td>
<td>2.6-2.9, 3.1-3.5, 6.1</td>
<td>Lab 2</td>
</tr>
<tr>
<td>6 (Feb. 8th to 12nd)</td>
<td>Decoders, encoders, and multiplexers</td>
<td>3.6-3.9</td>
<td>Lab 2</td>
</tr>
<tr>
<td>7 (Feb. 15th to 19th)</td>
<td>Binary arithmetic, adders, subtrators; TEST #2</td>
<td>4.1-4.4</td>
<td>Lab 3</td>
</tr>
<tr>
<td>8 (Feb. 22nd to 26th)</td>
<td>Latches; Flip-flips</td>
<td>5.1-5.3</td>
<td>Lab 3</td>
</tr>
<tr>
<td>9 (March 1st to 5th)</td>
<td>Registers, Sequential Circuit Analysis</td>
<td>5.4, 7.1</td>
<td>Lab 4</td>
</tr>
<tr>
<td>10 (March 8th to 12nd)</td>
<td>Sequential Circuit Analysis; Propagation delay; Programmable Logic Array</td>
<td>5.4, 6.2, 6.8</td>
<td>Lab 4</td>
</tr>
</tbody>
</table>

**Final Exam:** Monday, March 15th, 2010, 1:00 -3:00 pm.

Always have readings scheduled for that day complete prior to the class meeting.